

EAST Search History

| Ref # | Hits | Search Query | DBs | Default Operator | Plurals | Time Stamp |
|-------|------|----------------|---|------------------|---------|------------------|
| L1 | 1706 | 365/158.ccls. | US-PGPUB; USPAT; USOCR; EPO; JPO | OR | ON | 2006/12/17 16:02 |
| L2 | 1843 | 365/171.ccls. | US-PGPUB; USPAT; USOCR; EPO; JPO | OR | ON | 2006/12/17 16:02 |
| L3 | 0 | 365/1713.ccls. | US-PGPUB; USPAT; USOCR; EPO; JPO | OR | ON | 2006/12/17 16:02 |
| L4 | 9 | ho-chiahua.in. | US-PGPUB; USPAT; USOCR; EPO; JPO | OR | ON | 2006/12/17 16:02 |

Day : Sunday
 Date: 12/17/2006

Time: 16:02:14


PALM INTRANET

Inventor Name Search Result

Your Search was:

Last Name = HO

First Name = CHIAHUA

| Application# | Patent# | Status | Date Filed | Title | Inventor Name |
|--------------------------|------------|--------|------------|--|---------------|
| 10437852 | 7020009 | 150 | 05/14/2003 | BISTABLE MAGNETIC DEVICE USING SOFT MAGNETIC INTERMEDIARY MATERIAL | HO, CHIAHUA |
| 10715670 | Not Issued | 71 | 11/17/2003 | Perpendicular MRAM with high magnetic transition and low programming current | HO, CHIAHUA |
| 10735114 | Not Issued | 41 | 12/12/2003 | Method and apparatus for a low write current MRAM having a write magnet | HO, CHIAHUA |
| 10791911 | Not Issued | 71 | 03/03/2004 | MRAM array employing spin-filtering element connected by spin-hold element to MRAM cell structure for enhanced magnetoresistance | HO, CHIAHUA |
| 10904477 | Not Issued | 71 | 11/12/2004 | HIGH-SELECTIVITY ETCHING PROCESS | HO, CHIAHUA |
| 10907442 | 7053406 | 150 | 04/01/2005 | ONE-TIME PROGRAMMABLE READ ONLY MEMORY AND MANUFACTURING METHOD THEREOF | HO, CHIAHUA |
| 11197659 | Not Issued | 30 | 08/04/2005 | Non-volatile memory cells and methods of manufacturing the same | HO, CHIAHUA |
| 11203087 | Not Issued | 30 | 08/15/2005 | Method of manufacturing a non-volatile memory device | HO, CHIAHUA |
| 11223548 | Not Issued | 89 | 09/09/2005 | Bistable magnetic device using soft magnetic intermediary material | HO, CHIAHUA |
| 11234983 | 7130221 | 150 | 09/26/2005 | DUAL GATE MULTI-BIT SEMICONDUCTOR MEMORY | HO, CHIAHUA |
| 11255606 | Not Issued | 30 | 10/21/2005 | Magnetic memory device and methods for making a magnetic | HO, CHIAHUA |

| | | | | | |
|-----------------|------------|----|------------|---|-------------|
| | | | | memory device | |
| <u>11279945</u> | Not Issued | 30 | 04/17/2006 | Memory device and manufacturing method | HO, CHIAHUA |
| <u>11281018</u> | Not Issued | 93 | 11/17/2005 | SYSTEMS AND METHODS FOR A MAGNETIC MEMORY DEVICE THAT INCLUDES TWO WORD LINE TRANSISTORS | HO, CHIAHUA |
| <u>11281027</u> | Not Issued | 30 | 11/17/2005 | Systems and methods for a magnetic memory device that includes a single word line transistor | HO, CHIAHUA |
| <u>11281658</u> | Not Issued | 41 | 11/17/2005 | Systems and methods for reading and writing a magnetic memory device | HO, CHIAHUA |
| <u>11332748</u> | Not Issued | 30 | 01/13/2006 | Structure and method for a magnetic memory device with proximity writing | HO, CHIAHUA |
| <u>11352788</u> | Not Issued | 30 | 02/13/2006 | Dual-gate, non-volatile memory cells, arrays thereof, methods of manufacturing the same and methods of operating the same | HO, CHIAHUA |
| <u>11356659</u> | Not Issued | 30 | 02/17/2006 | Dual gate multi-bit semiconductor memory array | HO, CHIAHUA |
| <u>11357902</u> | Not Issued | 30 | 02/17/2006 | Memory cell device and manufacturing method | HO, CHIAHUA |
| <u>11360447</u> | Not Issued | 25 | 02/23/2006 | Chalcogenide layer etching method | HO, CHIAHUA |
| <u>11381939</u> | Not Issued | 25 | 05/05/2006 | METHODS AND APPARATUS FOR THERMALLY ASSISTED PROGRAMMING OF A MAGNETIC MEMORY DEVICE | HO, CHIAHUA |
| <u>11381973</u> | Not Issued | 25 | 05/05/2006 | Structures and Methods of a Bistable Resistive Random Access Memory | HO, CHIAHUA |
| <u>11382422</u> | Not Issued | 30 | 05/09/2006 | Bridge Resistance Random Access Memory Device and Method With A Singular Contact Structure | HO, CHIAHUA |
| <u>11382739</u> | Not Issued | 30 | 05/11/2006 | Method for Manufacturing a Narrow Structure on an Integrated Circuit | HO, CHIAHUA |
| <u>11382799</u> | Not Issued | 30 | 05/11/2006 | Manufacturing Method for Phase Change RAM with Electrode Layer Process | HO, CHIAHUA |

| | | | | | |
|-----------------|------------|----|------------|---|-------------|
| <u>11420930</u> | Not Issued | 19 | 05/30/2006 | MAGNETIC RANDOM ACCESS MEMORY USING SINGLE CRYSTAL SELF-ALIGNED DIODE | HO, CHIAHUA |
| <u>11421042</u> | Not Issued | 20 | 05/30/2006 | RESISTOR RANDOM ACCESS MEMORY CELL WITH REDUCED ACTIVE AREA AND REDUCED CONTACT AREAS | HO, CHIAHUA |
| <u>11426213</u> | Not Issued | 25 | 06/23/2006 | Programmable Resistive Ram and Manufacturing Method | HO, CHIAHUA |
| <u>11456922</u> | Not Issued | 30 | 07/12/2006 | Method for Making a Pillar-Type Phase Change Memory Element | HO, CHIAHUA |
| <u>11457702</u> | Not Issued | 20 | 07/14/2006 | Programmable Resistive RAM and Manufacturing Method | HO, CHIAHUA |
| <u>11461103</u> | Not Issued | 20 | 07/31/2006 | Programmable Resistive RAM and Manufacturing Method | HO, CHIAHUA |
| <u>11462483</u> | Not Issued | 25 | 08/04/2006 | Method for Fabricating a Pillar-Shaped Phase Change Memory Element | HO, CHIAHUA |
| <u>11463824</u> | Not Issued | 30 | 08/10/2006 | Method for Forming Self-Aligned Thermal Isolation Cell for a Variable Resistance Memory Array | HO, CHIAHUA |
| <u>11465094</u> | Not Issued | 25 | 08/16/2006 | Self-Aligned Structure and Method for Confining a Melting Point in a Resistor Random Access Memory | HO, CHIAHUA |
| <u>11552032</u> | Not Issued | 19 | 10/23/2006 | Method and Apparatus for Non-Volatile Multi-Bit Memory | HO, CHIAHUA |
| <u>11552327</u> | Not Issued | 20 | 10/24/2006 | Method for Manufacturing a Resistor Random Access Memory with Reduced Active Area and Reduced Contact Areas | HO, CHIAHUA |
| <u>11552356</u> | Not Issued | 20 | 10/24/2006 | Method for Manufacturing a Resistor Random Access Memory with a Self-Aligned Air Gap insulator | HO, CHIAHUA |
| <u>11552433</u> | Not Issued | 19 | 10/24/2006 | Bistable Resistance Random Access Memory Structures with Multiple Memory Layers and Multilevel Memory States | HO, CHIAHUA |
| <u>11552464</u> | Not Issued | 20 | 10/24/2006 | Methods of Operating a Bistable Resistance Random Access Memory with Multiple Memory Layers and Multilevel Memory | HO, CHIAHUA |

| | | | | States | |
|---------------------------------|------------|-----|------------|--|-------------|
| <u>11560723</u> | Not Issued | 19 | 01/01/0001 | Resistance Random Access Memory Structure for Enhanced Retention | HO, CHIAHUA |
| <u>60738924</u> | Not Issued | 159 | 11/22/2005 | Memory cell device and manufacturing method | HO, CHIAHUA |
| <u>60739089</u> | Not Issued | 159 | 11/21/2005 | Air cell thermal isolation for a phase change memory array | HO, CHIAHUA |
| <u>60742448</u> | Not Issued | 159 | 12/05/2005 | Manufacturing method phase change ram with electrode layer process | HO, CHIAHUA |
| <u>60754161</u> | Not Issued | 20 | 12/27/2005 | Method for forming self-aligned thermal isolation cell for a phase change memory array | HO, CHIAHUA |
| <u>60757341</u> | Not Issued | 20 | 01/09/2006 | Method for fabricating a pillar-shaped phase change memory element | HO, CHIAHUA |

Inventor Search Completed: No Records to Display.

| | | |
|---------------------------------|---------------------------------|---------------------------------------|
| Search Another: Inventor | Last Name | First Name |
| | <input type="text" value="ho"/> | <input type="text" value="chiahua"/> |
| | | <input type="button" value="Search"/> |

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)